74ACT377

Octal D-Type Flip-Flop with Clock Enable

General DescriptionGeneral Description

The AC/ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE#) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The CE# input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.

Product Status/Pricing/PackagingProduct Status/Pricing/Packaging

ProductProduct statusEco StatusPricing*Package typeLeadsPacking methodPackage DrawingPackage Marking Convention**
74ACT377MTCXNot recommended for new designsRoHS CompliantN/ATSSOP20TAPE REEL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: ACT377
74ACT377PCNot recommended for new designsRoHS CompliantN/ADIP20RAIL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&4 (4-Digit Date Code)
&K Line 2: 74ACT377PC
74ACT377SCFull ProductionRoHS Compliant$0.398SOIC-Wide20RAIL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: 74ACT377
74ACT377SCXFull ProductionRoHS Compliant$0.398SOIC-Wide20TAPE REEL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: 74ACT377
74ACT377SJFull ProductionRoHS Compliant$0.55SOP20RAIL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: 74ACT377
74ACT377SJXFull ProductionRoHS Compliant$0.51SOP20TAPE REEL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: 74ACT377

Related ProductsSupport

Related ProductsEngineering Connections

Qualification SupportQualification Support


FeaturesFeatures


  • ICC reduced by 50%
  • Ideal for addressable register applications
  • Clock enable for address and data synchronization applications
  • Eight edge-triggered D-type flip-flops
  • Buffered common clock
  • Outputs source/sink 24 mA
  • See 273 for master reset version
  • See 373 for transparent latch version
  • See 374 for 3-STATE version
  • ACT377 has TTL-compatible inputs
 
English Chinese Japanese Korean
 X 

This datasheet is available in multiple languages

Select the desired translation from the list below.


Press ESCAPE, Click on X (right-top) or Click Out from the popup to close this window.