74VHC161284

IEEE 161284 Transceiver

General DescriptionGeneral Description

The VHC161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive (± 14 mA). The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the VCC supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard LOW-drive CMOS outputs. The DIR input controls data flow on the A1-A8/B1-B8 transceiver pins.

Product Status/Pricing/PackagingProduct Status/Pricing/Packaging

ProductProduct statusEco StatusPricing*Package typeLeadsPacking methodPackage DrawingPackage Marking Convention**
74VHC161284MEAFull ProductionGreen$1.16SSOP48RAIL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K&P (Marketing Status Code)
Line 2: 74VHC Line 3: 161284
74VHC161284MEAXFull ProductionGreen$1.16SSOP48TAPE REEL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K&P (Marketing Status Code)
Line 2: 74VHC Line 3: 161284
74VHC161284MTDXFull ProductionRoHS Compliant$0.60TSSOP48TAPE REEL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: VHC161284

FeaturesFeatures


  • Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
  • Replaces the function of two (2) 74ACT1284 devices
  • All inputs have hysteresis to provide noise margin
  • B and Y output resistance optimized to drive external cable
  • B and Y outputs in high impedance mode during power down
  • Inputs and outputs on cable side have internal pull-up resistors
  • Flow-through pin configuration allows easy interface between the Peripheral and Host

Application NotesApplication Notes

 
English Chinese Japanese Korean
 X 

This datasheet is available in multiple languages

Select the desired translation from the list below.


Press ESCAPE, Click on X (right-top) or Click Out from the popup to close this window.