The DM74ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and Q# outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

• Switching specifications at 50 pF
• Switching specifications guaranteed over full temperature and V_CC range
• Advanced oxide-isolated, ion-implanted Schottky TTL process
• Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
• Improved AC performance over LS74 at approximately half the power