FDV301N

N-Channel,Digital FET

General DescriptionGeneral Description

This N-Channel logic level enhancement mode field effect transistor is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, this one N-channel FET can replace several different digital transistors, with different bias resistor values.

Product Status/Pricing/PackagingProduct Status/Pricing/Packaging

ProductProduct statusEco StatusPricing*Package typeLeadsPacking methodPackage DrawingPackage Marking Convention**
FDV301NFull ProductionRoHS Compliant$0.054SOT-233TAPE REEL PDFLine 1: &E&Y (Binary Calendar Year Coding)
Line 2: 301

FeaturesFeatures


  • 25 V, 0.22 A continuous, 0.5 A Peak. RDS(ON) = 5 W @ VGS= 2.7 V, RDS(ON) = 4 W @ VGS= 4.5 V.
  • Very low level gate drive requirements allowing direct operation in 3V circuits. VGS(th) < 1.5V.
  • Gate-Source Zener for ESD ruggedness. >6kV Human Body Model.
  • Replace multiple NPN digital transistors with one DMOS FET.

ModelsModels

For additional information please visit the Models page.

Package & leadsConditionTemperature rangeSoftware versionRevision date
PSPICE
SOT-23-3Electrical25°C to 125°COrcad 9.1May 15, 2002

Browse all Model Files

 
English Chinese Japanese Korean
 X 

This datasheet is available in multiple languages

Select the desired translation from the list below.


Press ESCAPE, Click on X (right-top) or Click Out from the popup to close this window.