Home >> Find products >>
space
GTLP16612
CMOS 18-Bit TTL/GTLP Universal Bus Transceiver

  spacespacespace
spaceRelated Links

Request samples
Dotted line
How to order products
Dotted line
Product Change Notices (PCNs)
Dotted line
Support
Dotted line
Sales support
Dotted line
Quality and reliability
Dotted line
Design center

Contents

General Description
Features
Product Status/Pricing/Packaging
Order Samples
Models
Application Notes
Qualification Support

General Description

The GTLP16612 is an 18-bit universal bus transceiver which provides TTL to GTLP signal level translation. The device is designed to provide a high speed interface between cards operating at TTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control which minimizes signal settling times. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is Process, Voltage, and Temperature (PVT) compensated. Its function is similar to BTL or GTL but with different driver output levels and receiver threshold. GTLP output low voltage is typically less than 0.5V, the output high is 1.5V and the receiver threshold is 1.0V.

back to top
space

Features

  • Bidirectional interface between GTLP and TTL logic levels
  • Designed with an edge rate control circuit to reduce output noise on GTLP port
  • VREF pin provides external supply reference voltage for receiver threshold adjustability
  • Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
  • TTL compatible Driver and Control inputs
  • Designed using Fairchild advanced CMOS technology
  • Bushold data inputs on A port to eliminate the need for external pull-up resistors for unused inputs
  • Power up/down and power off high impedance for live insertion
  • 5V tolerant inputs and outputs on LVTTL port
  • Open drain on GTLP to support wired-or connection
  • Flow-through pinout optimizes PCB layout
  • D-type flip-flop, latch and transparent data paths
  • A Port outputs source/sink -32 mA/+32 mA

back to top
space

spacebuy now

Datasheet
Download this datasheet
PDF


e-mail this datasheet
[E-mail]

This page
Print version

Product Status/Pricing/Packaging      buy now

ProductProduct statusEco StatusPricing*Package typeLeadsPacking methodPackage DrawingPackage Marking Convention**
GTLP16612MEAFull ProductionRoHS Compliant$6.29SSOP56RAIL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: GTLP16612
GTLP16612MEAXFull ProductionRoHS Compliant$6.29SSOP56TAPE REEL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: GTLP16612
GTLP16612MTDFull ProductionRoHS Compliant$6.29TSSOP56RAIL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: GTLP16612
GTLP16612MTDXFull ProductionRoHS Compliant$6.29TSSOP56TAPE REEL PDFLine 1: $Y (Fairchild logo)
&Z (Asm. Plant Code)
&2 (2-Digit Date Code)
&K Line 2: GTLP16612
* Fairchild 1,000 piece Budgetary Pricing
** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples

Package marking information for product GTLP16612 is available. Click here for more information .

back to top
space

Models

Package & leadsConditionTemperature rangeVcc rangeSoftware versionRevision date
HSPICE
TSSOP-56Slow-40°C to 85°C3.15V to 3.45V97.1Jun 1, 1998
Fast-40°C to 85°C3.15V to 3.45V97.1Jun 1, 1998
Typical-40°C to 85°C3.15V to 3.45V97.1Jun 1, 1998
IBIS
SSOP-56All-40°C to 85°C3V to 3.6V2.1Feb 22, 1999
TSSOP-56All-40°C to 85°C3V to 3.6V2.1Feb 22, 1999

back to top
space

Application Notes

AN-1065: GTLP: An Interface Technology for Bus and Backplane Applications (93 K) Oct 03, 2008
AN-1070: GTLP vs. GTL: A Performance Comparison from a System Perspective (108 K) Oct 03, 2008
AN-1070K: Korean Translation: Fairchild's GTLP vs. TI's GTL: A Performance Comparison from a System Perspective (525 K) Oct 03, 2008
AN-1070SC: Chinese Translation: Fairchild's GTLP vs. TI's GTL: A Performance Comparison from a Systems Perspective (595 K) Oct 03, 2008
AN-1072: GTLP Output Control Circuitry: Reduces Noise and Enhances System Performance (79 K) Oct 03, 2008
AN-1072J: Japanese Translation: GTLP Output Control Circuitry: Reduces Noise and Enhances System Performance (416 K) Oct 03, 2008
AN-1097: GTLP: Understanding Output Drive (43 K) Oct 03, 2008
AN-5002: GTLP: Single vs. Multiple Output Switching Technical Discussion (38 K) Oct 03, 2008
AN-5013: GTLP in BTL Applications (54 K) Oct 03, 2008
MS-507: Extended Characterization Data for GTLP16612, GTLP16616, GTLP16617 (45 K) Oct 03, 2008
MS-537: Interface Products Ordering Information and Physical Dimensions (581 K) Oct 03, 2008
MS-548: GTLP AC Loading Circuits and Waveforms (27 K) Oct 03, 2008
MS-550: GTLP Product Feature Matrix (18 K) Oct 03, 2008
MS-565: Backplane Designer's Guide - Section 5 - Backplane Signal Conditioning (260 K) Oct 03, 2008
 

back to top
space


Qualification Support

Click on a product for detailed qualification data

Product
GTLP16612MEA
GTLP16612MEAX
GTLP16612MTD
GTLP16612MTDX

back to top
space
English Chinese Japanese Korean
spacespace