GTLP16616

Datasheet Buy Sample

17-Bit TTL/GTLP Bus Transceiver with Buffered Clock

General Description

The GTLP16616 is a 17-bit registered bus transceiver that provides TTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data flow and provides a buffered GTLP (CLKOUT) clock output from the TTL CLKAB. The device provides a high speed interface between cards operating at TTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLPÕs reduced output swing (1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3. FairchildÕs GTLP has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Product Status/Pricing/Packing

Fairchild 1,000 piece Budgetary Pricing. *
If there is no sample button displayed at the top of the page, please contact one of the Fairchild distributors or your local sales office to obtain samples.
Top mark packaging information for product GTLP16616 is available. **

Product	Product Status	Eco Status	*Pricing	Package Type	Leads	Packing Method	Package Drawing	**Package Marking Convention	RoHS IPC1752	RoHS/REACH/JIG Certificate of Compliance
GTLP16616MTD	Full Production	ROHS Compliant	$7.16	TSSOP	56	RAIL		Line 1:$Y (Fairchild logo) &Z (Asm. Plant Code) &2 (2-Digit Date Code) &K Line 2:GTLP16616
GTLP16616MTDX	Full Production	ROHS Compliant	$7.16	TSSOP	56	TAPE REEL		Line 1:$Y (Fairchild logo) &Z (Asm. Plant Code) &2 (2-Digit Date Code) &K Line 2:GTLP16616

Customer qualification data for the GTLP16616MTDX
Customer qualification data for the GTLP16616MTD

Features

Bidirectional interface between GTLP and TTL logic levels
Designed with edge rate control circuitry to reduce output noise on the GTLP port
V_REF pin provides external supply reference voltage for receiver threshold adjustibility
Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
TTL compatible driver and control inputs
Designed using Fairchild advanced CMOS technology
Bushold data inputs on the A port eliminates the need for external pull-up resistors on unused inputs.
Power up/down and power off high impedance for live insertion
5 V tolerant inputs and outputs on the LVTTL ports
Open drain on GTLP to support wired-or connection
Flow through pinout optimizes PCB layout
D-type flip-flop, latch and transparent data paths
A Port source/sink -32 mA/+32 mA
GTLP Buffered CLKAB signal available (CLKOUT)

Applications

Automation

Broadband Access

Broadband Modem

Broadcast & Studio

Building & Home Control

Camcorder

Central Office

Consumer Appliances

CRT/RPTV

Desktop PC

DSC

DVD

E-book Reader

Enterprise Voice Network

Graphic Card

Home Audio System Components

LCD Monitor

LCD TV

Long-haul & Metro

Media Tablets

Medical Electronics/Devices

Mobile Comm Infrastructure

Mobile Handsets

Notebook PC

Other Audio & Video

Other Consumer Electronics

Other Data Processing

Other Industrial

Other Wired Communications

Other Wireless Communications

PC Server

PDP TV

PMP/MP3 Players

Printer

Routers & LAN Switches

SAN

Server & Mainframe

Set Top Boxes

Storage & Peripherals

Test and Measurement

Video Game Console

Wireless LAN Access Point/Router

Wireless LAN Card & Broadband Access

Workstation

Application Notes

MS-549: Fairchild Switch Product Feature Matrix (15 K) Mar 05, 2011
AN-1072J: GTLP Output Control Circuitry: Reduces Noise and Enhances System Performance (Japanese Translation) (426 K) Mar 05, 2011
AN-368: An Introduction to and Comparison of 74HCT TTL Compatible CMOS Logic (85 K) Mar 05, 2011
AN-5031: GTLP Power Configuration (1,206 K) Mar 05, 2011
AN-1097: GTLP: Understanding Output Drive (45 K) Mar 05, 2011
MS-550: GTLP Product Feature Matrix (19 K) Mar 05, 2011
AN-5002: GTLP: Single vs. Multiple Output Switching Technical Discussion (39 K) Mar 05, 2011
MS-506: Extended Characterization Data for GTLP6C816 (87 K) Mar 05, 2011
AN-375: High-Speed-CMOS Designs Address Noise and I/O Levels (238 K) Mar 05, 2011
MS-508: Extended Characterization Data for GTLP8T306 (40 K) Mar 05, 2011
AN-1070: GTLP vs. GTL: A Performance Comparison from a System Perspective (111 K) Mar 05, 2011
AN-1097J: GTLP: Understanding Output Drive (Japanese Translation) (336 K) Mar 05, 2011
AN-1072: GTLP Output Control Circuitry: Reduces Noise and Enhances System Performance (81 K) Mar 05, 2011
MS-548: GTLP AC Loading Circuits and Waveforms (28 K) Mar 05, 2011
AN-5025: Applications Using the GTLP10B320 (387 K) Mar 05, 2011
AN-363: Designing with TTL (32 K) Mar 05, 2011
AN-5013: GTLP in BTL Applications (56 K) Mar 05, 2011
MS-507: Extended Characterization Data for GTLP16612, GTLP16616, GTLP16617 (46 K) Mar 05, 2011
MS-537: Interface Products Ordering Information and Physical Dimensions (596 K) Mar 05, 2011
AN-1065SC: GTLP: An Interface Technology for Bus and Backplane Applications (Chinese Translation) (289 K) Mar 05, 2011
AN-1070SC: Fairchild's GTLP vs. TI's GTL: A Performance Comparison from a Systems Perspective (Chinese Translation) (610 K) Mar 05, 2011
MS-533: GTLP Extended Characterization Data - Description of Parameters (14 K) Mar 05, 2011
AN-1065K: GTLP: An Interface Technology for Bus and Backplane Applications (Korean Translation) (235 K) Mar 05, 2011
AN-1070K: Fairchild's GTLP vs. TI's GTL: A Performance Comparison from a System Perspective (Korean Translation) (538 K) Mar 05, 2011
MS-532: GTLP Description and Family Characteristics (204 K) Mar 05, 2011
AN-1065J: GTLP: An Interface Technology for Bus and Backplane Applications (Japanese Translation) (339 K) Mar 05, 2011
AN-1097SC: GTLP: Understanding Output Drive (Chinese Translation) (284 K) Mar 05, 2011
AN-1065: GTLP: An Interface Technology for Bus and Backplane Applications (95 K) Mar 05, 2011
AN-1097K: GTLP: Understanding Output Drive (Korean Translation) (233 K) Mar 05, 2011

Browse All Application Notes

Models

For additional information please visit the Models page .

Package & leads	Condition	Temperature range	Vcc range	Software version	Revision date
IBIS
TSSOP-56	All	-40°C to 85°C	3V to 3.6V	2.1	Apr 26, 2011