|  |
P-Channel Logic Level Enhancement Mode Field Effect Transistor Recommend FDN352AP
| | |  |  |  |
|
|
General Description
|
SuperSOT-3 P-Channel logic level enhancement mode
power field effect transistors are produced using Fairchild's
proprietary, high cell density, DMOS technology. This very high
density process is especially tailored to minimize on-state
resistance. These devices are particularly suited for low voltage
applications such as notebook computer power management,
portable electronics, and other battery powered circuits where
fast high-side switching, and low in-line power loss are
needed in a very small outline surface mount package.
|
back to top
Features
-1.1 A, -30 V, RDS(ON) = 0.3 W Ω VGS=-4.5 V
RDS(ON) = 0.2 W Ω VGS=-10 V
Industry standard outline SOT-23 surface mount package
using proprietary SuperSOT-3 design for superior
thermal and electrical capabilities.
High density cell design for extremely low RDS(ON).
Exceptional on-resistance and maximum DC current
capability.
|
back to top
|  | 
Datasheet
Download this datasheet
e-mail this datasheet
This page
|
Product Status/Pricing/Packaging 
| NDS356AP | Not recommended for new designs | RoHS Compliant | SuperSOT | 3 | TAPE REEL
|  | Line 1: &E&Y (Binary Calendar Year Coding)
Line 2: 356A
|
back to top
Models
| SuperSOT-3 | Electrical | 25°C to 125°C | Orcad 9.1 | Mar 19, 2001 |
back to top
Qualification Support
Click on a product for detailed qualification data
back to top
|