|
||||||||||||||||||||||||||||||||||||
| Home>> Find Products>>Logic>> MicroPak>> | ||||||||||||
|
MicroPak Evaluation on PC Board Assembly A major manufacturer of consumer wireless products completed a beta-site evaluation of MicroPak package daisy chain samples in May, 2001. One thousand units were mounted and tested, resulting in 100 % yield for solder joint integrity and electrical isolation. Subsequent temperature cycling performance was significantly better than the criteria for the beta-site. Results are summarized below. The Beta Test A matrix of five different PC board pad metalization designs was used to test a range of dimensions for various solder pad, solder stencil, and solder mask combinations. Design No. 4 is used here as an example. Components Board Materials Solder/Stencil Assembly Test Results for Assembly: Visual inspection after assembly showed no shorting. Since solder joints on the MicroPak package are along the periphery, parts can be visually inspected for quality of the solder joint. An actual photograph of a typical mounted MicroPak package is shown here. (Photo is of a MicroPak package on a board other than that used in the beta site evaluation.)
Solder Separation Between Pads
Board Pad Design Temperature Cycling
Board pad Design no. 4 is illustrated below. Shown beneath is the layout and terminal pad dimensions on the MicroPak package itself. This board pad layout is slightly different than that shown in our Manufacturing Guidelines.
Test Results for Temperature Cycling |
© 2008 Fairchild Semiconductor |
|
| Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions of Sale |
| Last updated: February 07, 2008 |