Is Now Part of

ON Semiconductor

To learn more about ON Semiconductor, please visit our website at www.onsemi.com
LVDS Compatibility with RS422 and RS485 Interface Standards

Abstract
Low Voltage Differential Signaling (LVDS) technology offers one of the best serial data transmission profiles available today for physical layer interfaces. With many existing interface standards to choose from, this applications note provides guidelines on the inter-operation of LVDS devices with other differential interface standards such as RS-422/485. An example is included of an LVDS receiver configured to be inter-operable with an RS-422 driver.

Interface Standards
With so many electrical interface standards having separately evolved within particular industries, many serial data interface standards now exist. To simplify designers’ choices, the following table summarizes some of the key electrical specifications for the different serial data interface standards listed.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>RS-422</th>
<th>RS-485</th>
<th>RS-644 (LVDS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Differential Voltage Swing (typ)</td>
<td>3.0V</td>
<td>3.0V</td>
<td>350mV</td>
</tr>
<tr>
<td>Common Mode Voltage</td>
<td>1.8V</td>
<td>1.8V</td>
<td>1.2V</td>
</tr>
<tr>
<td>Driver Output Rise Time</td>
<td>≤30%tui</td>
<td>≤30%tui</td>
<td>≤30%tui</td>
</tr>
<tr>
<td>Receiver Common-Mode Voltage</td>
<td>≥7V</td>
<td>-7V/+12V</td>
<td>0V to +2.4V</td>
</tr>
<tr>
<td>Receiver Sensitivity</td>
<td>≥200mV</td>
<td>≥200mV</td>
<td>≤100mV</td>
</tr>
<tr>
<td>Signaling Rate</td>
<td>&lt; 50Mbps/s</td>
<td>&lt; 50Mbps/s</td>
<td>&gt; 400Mbps/s</td>
</tr>
<tr>
<td>Transmission Distance (Note 1)</td>
<td>≤1200m</td>
<td>≤1200m</td>
<td>≤100m</td>
</tr>
</tbody>
</table>

Note 1: The transmission distance is shorter with faster signaling rates.

The three standards in Table 1 are hardware specifications that define the driver and receiver electrical characteristics. Software protocols are not discussed in any of the standards, and it is up to the system designer to define a protocol suitable for their system. The RS-422 differential standard was established to provide a balanced interconnect system (in preference to the single-ended interface) for use at higher signaling rates. The RS-422 standard is suited for point-to-point and multi-drop interconnects and not so well suited for multipoint systems. The RS-485 differential standard was issued to provide the driver/receiver electrical characteristics for balanced multipoint systems. One of the principle differences between RS-422 and RS-485 standards is that the RS-485 driver can be placed into a high impedance tri-state mode, allowing drivers to transmit over the same pair of wires.

Compatibility with RS-422 and RS-485 Standards

The LVDS interface circuit is not intended for direct inter-operation with other interface technologies, like RS-422, RS-485, or even Positive Emitter Coupled Logic (PECL). Under certain conditions, inter-operation of LVDS with other interface circuits mentioned above may be possible but may require modification in the interface or within the equipment. Limitations on certain performance parameters, like common mode range, may be required; satisfactory operation is not assured and additional provisions may need to be employed.

In determining whether direct inter-operation of LVDS TIA/EIA-644 compliant devices is possible with other interface standards, it is necessary to compare the generator (driver) output and the receiver input electrical specifications. Specifically the driver’s differential output voltage (V_DDB) and the driver offset voltage (V_OOS) must be within the bounds of the LVDS RS-644 receiver’s input ranges. Correspondingly, the receiver’s input thresholds and voltage range must be able to accept the LVDS RS-644 driver’s output levels.

Drivers compliant to the TIA/EIA-644 standard feature a current source capable of delivering a loop current in the range of 2.5 to 4.5mA. As illustrated in Figure 1, the resulting differential voltage (V_DBB) will be a minimum of 250 mV up to a maximum of 450mV across the 100Ω termination resistor. The driver offset voltage (V_OOS), also referred to as the center point, is typically +1.2V referenced to circuit common ground.

Any balanced receiver that guarantees the input voltage range of 0V to +2.4V and input thresholds of 200mV or less may be compatible and directly inter-operate with other balanced drivers. Compatibility is possible provided the balanced driver does not violate the maximum receiver input voltage range and develops a differential voltage (V_DBB) of at least 100mV and not greater than 600mV. Inter-operation with drivers with larger output differential voltages is possible by using an attenuation circuit with the interface points of the components. Refer to Figure 2 for the illustration.

© 2002 Fairchild Semiconductor Corporation AN500526 www.fairchildsemi.com
Compatibility with RS-422 and RS-485 Standards

The R1, R2, and R3 resistor divider network collectively is a total differential load of 100Ω to match the characteristic impedance of the transmission line and reduces the typical RS-422 differential signal amplitude of 3.3V down to a 330mV level. Essentially, the resistor network is a 10:1 attenuation circuit. Refer to the equation below to calculate the voltage drops across the resistors.

The majority (90%) of the RS-422 voltage is dropped across resistors R1 and R2, leaving the remaining voltage to be dropped across R3 which is compatible to the LVDS receiver.

\[
I_{\text{TOT}} = \frac{V_{\text{TOT}}}{R_{\text{TOT}}}
\]

\[
I_{\text{TOT}} = \frac{3.3V}{(R1 + R2 = R3)}
\]

\[
I_{\text{TOT}} = 33 mA
\]

\[
V_1 = I_{\text{TOT}} \cdot R1
\]

\[
V_1 = (33mA) \cdot 45\Omega
\]

\[
V_1 = 1.485V
\]

\[
V_2 = I_{\text{TOT}} \cdot R2
\]

\[
V_2 = (33mA) \cdot 45\Omega
\]

\[
V_2 = 1.485V
\]

\[
V_3 = I_{\text{TOT}} \cdot R3
\]

\[
V_3 = (33mA) \cdot 10\Omega
\]

\[
V_3 = 330mV
\]
Summary
Compatibility of TIA/EIA-644 LVDS drivers and receivers with other interface standards can be achieved by employing additional attenuation circuitry within the interface points of the system. When inter-operation of LVDS compliant devices is desired, provisions should be made to implement the attenuation circuitry that adjusts the differential amplitude voltages of the balanced driver to be within the receiver voltage range. As always, application specific requirements and needs may dictate what design techniques must be implemented to make a reliable interconnect system.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com