The examination of power MOSFET voltage and current waveforms during switching transitions reveals that the device characterization now practiced by industry is inadequate. In this Note, device waveforms are explained by considering the interaction of a vertical JFET driven in cascode from a lateral MOSFET in combination with the interelectrode capacitances. Particular attention is given to the drain-voltage waveform and its dual-slope nature. The three terminal capacitances now published by the industry are shown to be valid only for zero drain current. For cases where the gate drive is a voltage step generator with internal fixed resistance, the drain voltage characteristics are inferred from the gate current drive behavior and compared to observed waveforms. The nature of the “asymmetric switching times” is explained.

A waveform family is proposed as a more descriptive and accurate method of characterization. This new format is a plot of drain voltage and gate voltage versus normalized time. A family of curves is presented for a constant load resistance with VDS varied. Gate drive during switching transitions is a constant current with voltage compliance limits of 0 and 10 volts. Time is normalized by the value of gate driving current. The normalization shows excellent agreement with data over five orders of magnitude, and is bounded on one extreme by gate propagation effects and on the other by transition time self-heating (typically tens of nanoseconds to hundreds of microseconds).

**Device Models**

The keystone of an understanding of power MOSFET switching performance is the realization that the active device is bimodal and must be described using a model that accounts for the dual nature. Buried in today’s power MOSFET devices is the equivalent of a depletion layer JFET that contributes significantly to switching speed. Figure 1 is a cross-sectional view of a typical power MOSFET, with MOSFET/JFET symbols superimposed on the structure.

Figure 2 is obtained by taking the lateral MOS and vertical JFET from this conception and adding all the possible node-to-node capacitances. Computed values of the six capacitances for a typical device structure suggest that device behavior may be adequately modeled using only three capacitors in the manner of Figure 3. This is the model to be employed for analysis and study.

**Gate Drive: Constant Voltage or Constant Current**

Before moving on to the study of the equivalent circuit states of the model, a gate-drive forcing function which is easy to represent, relates to reality, and best illustrates device behavior must be chosen. The choice may be immediately narrowed to two:

1. An instantaneous step voltage with internal resistance R, Figure 5.
2. An instantaneous step current with infinite internal resistance, Figure 6.
Power MOSFET devices are highly capacitive in nature; hence, simple capacitor responses to the forcing functions offer a good vehicle for comparison. The advantageous choice is immediately obvious: Figure 6. Voltage/time responses dominated by capacitance are straight lines (when constant current is used). The slope of these lines is proportional to current and inversely proportional to capacitance. Analytically, then, constant current is most convenient. It is quite another matter, however, to build a bidirectional current drive that is accurate across the many decades of both current and time required to establish experimental verification.

**Six States**

To completely characterize power MOSFET switching waveforms, the six states that a device assumes, Figure 6, must be addressed:

<table>
<thead>
<tr>
<th>STATE</th>
<th>MOS</th>
<th>JFET</th>
</tr>
</thead>
<tbody>
<tr>
<td>Turn-on 1</td>
<td>Off</td>
<td>Off</td>
</tr>
<tr>
<td>Turn-on 2</td>
<td>Active</td>
<td>Active</td>
</tr>
<tr>
<td>Turn-on 3</td>
<td>Active</td>
<td>Saturated†</td>
</tr>
<tr>
<td>Turn-off 4</td>
<td>Saturated</td>
<td>Saturated†</td>
</tr>
<tr>
<td>Turn-off 5</td>
<td>Active</td>
<td>Saturated</td>
</tr>
<tr>
<td>Turn-off 6</td>
<td>Active</td>
<td>Active</td>
</tr>
</tbody>
</table>

†The term saturated is taken to mean a constant low-voltage drain-source condition.

**Equivalent Circuit**

The lumped-parameter model of Figure 3, with the cascode-connected JFET, can now be reduced to the linear equivalent circuit of Figure 7, and the six device states investigated from full off to full on.

State 1: MOS Off, JFET Off

In a power-MOSFET device, no drain current will flow until the device's gate threshold voltage, \( V_{GS(TH)} \), is reached. During this time, the gate's current drive is only charging the gate source capacitance. More accurately, \( I_G \) is charging \( C_{ISS} \) (\( C_{ISS} = C_G + C_D \), \( C_D \) shorted), the capacitance designation published by the industry.

The current generators, \( g_M V_G \) and \( g_M J V_X \) are open circuits for zero drain current, and \( R_L \) is presumed to be so low as to represent a short circuit (generally true for practical applications). This is academic however since \( C_D \) is very much larger than \( C_X \). The time to reach threshold, then, is simply:

\[
T_1 = \frac{C_{ISS}}{I_G} \frac{V_{gs(TH)}}{I_G}
\]

**LEGEND**

| \( V_{GS} \) | Gate Voltage | \( C_{DS} \) | Drain Source Capacitance |
| \( V_X \) | JFET Driving Voltage | \( g_M \) | MOSFET Transconductance |
| \( V_D \) | Drain Voltage | \( g_M \) | JFET Transconductance |
| \( C_G \) | Gate Source Capacitance | \( R_L \) | Drain Load Resistance |
| \( C_X \) | MOSFET Feedback Capacitance | \( I_G \) | Constant Current Amplitude |

**FIGURE 7. POWER MOSFET EQUIVALENT CIRCUIT**
State 2: MOS Active, JFET Active

This state graphically illustrates the dramatic influence that the JFET has on the power MOSFET drain-voltage waveform. Instead of having to discharge Cx from VDD to ground, the lateral MOSFET need only swing VX to ground, a much smaller voltage thanks to the grounded gate JFET. Since the interaction of RL with the device capacitances has a second-order effect on the drain voltage, the equivalent circuit of Figure 7 predicts a drain voltage change of:

\[ \frac{dV_G}{dt} = \frac{gMRLIG}{C_{GS} + C_X(1 + gM/gMJ)}\]

In all but the smallest power-MOSFET devices, Cx is several thousand picofarads and gM/gMJ is of the order of 3:1. Power-MOSFET devices exhibit a high dV/dt switching rate because of the cascode-connected JFET, not because CRSS (CRSS = CGD) is a small value, as zero-drain-current data sheet capacitance values might lead one to believe. If CRSS were, in actuality, small, long drain voltage tails would not exist. The tail response is a direct result of JFET saturation. In order to delineate the transition from state 2 to state 3, a drain voltage at which the transition occurs must be defined. VDK is the knee voltage at which linear extrapolations of drain-voltage slopes intersect. The time duration of state 2 is:

\[ t_2(t_6) = \frac{(VDD - VDK)(C_{GS} + C_X(1 + gM/gMJ))}{gMRLIG} \]

State 3: MOS Active, JFET Saturated

When the JFET saturates, the gM/VX current generator becomes a short circuit and the equivalent circuit predicts:

\[ \frac{dV_D}{dt} = \frac{gMRLIG}{C_{GS} + C_X(1 + gMRL)}\]

This is the Miller effect so often referred to in older texts that describe the behavior of grounded-cathode vacuum-tube amplifier circuits. Allowing for the fact that 1 + gMRL is approximately equal to gMRL and Cx(1 + gMRL) is very much larger than CGS, the expression for drain-voltage tail time is:

\[ t_3(t_5) = (VDK - VD(SAT))C_X/IG\]

State 4: MOS Saturated, JFET Saturated (Turn-Off)

In this state, in addition to gM/VX being shorted, the gM/VG current generator is shorted, and IG is occupied with charging Cx and CGS in parallel, from the peak value of VG to VG(SAT). The time required for this is:

\[ t_4 = \frac{(VG - VG(SAT))(C_{GS} + C_X)}{IG}\]

Since a value for CGS may be measured independently of switching time, the method described is the simplest way of determining Cx.

On turn-off, the state time equations are equally applicable, but in reverse order (states 5 and 6); see the idealized waveform of Figure 4.

Experimental Verification

The four switching states just analyzed indicate that for a given device, all four switching state times are inversely proportional to the magnitude of the gate drive current. Figure 8 illustrates the switching performance of a typical power MOSFET across three decades of gate drive current and time. In each case the data slope is almost a perfect -1.

A New Device Characterization

Figure 8 could not be a reasonable device data sheet presentation because it does not give the designer any information on a typical value for Cx, nor does it convey how VDK, gM, gM/gMJ, and VG(sat) vary with drain current. What would be of enormous value to the designer is a plot of VD(t), VG(t) for selected values of VDD and IG within device ratings.

A reasonable characterization would be as follows:

1. The x axis would be normalized in terms of gate current drive.
2. The y axis would be normalized in terms of percent maximum rated BVDS (0 to 100%).
3. RL = BVDS/ID(max) would define the drain load resistance.
4. Four plots of VD(t), VG(t) at 100%, 75%, 50%, and 25% BVDS(max) would be shown.

FIGURE 8. CONSTANT GATE CURRENT SWITCHING TIME

Figure 9 is such a plot for the RFM15N15 power MOSFET. With such a plot, a designer can estimate device switching performance under any resistive gate/drain conditions.
FIGURE 9. NORMALIZED RFM15N15 SWITCHING WAVEFORMS FOR CONSTANT GATE-CURRENT DRIVE.

Step-Voltage Gate Drive

The majority of power MOSFET applications employ a step gate-voltage input with a finite source resistance $R_O$. Often $R_O$ for turn-on is not the same as $R_O$ for turn-off. How can switching times for these situations be estimated using the switching characterization curves just described? The analysis for resistive step voltage inputs, which is complex because the gate current is no longer constrained to be constant, but is a function of device gate-voltage response, is covered in Appendix A. (A second, shorter appendix, B, has been added to illustrate the estimation of $R_O$ for some practical gate drive circuits.) Table 1 summarizes the common switching equations, and indicates the appropriate $I_G$ to be used in each state for relating step voltage drives to the characterization curves.

Experimental Verification

Since the switching equations for step currents and voltages differ only by gate-current magnitudes for the same device type, one would expect a plot of switching time versus $1/R_O$ to be of the same form as those obtained for a step current drive. This is exactly the case, as Figure 10 is merely a variation of Figure 8. Using the relationships of Table 1, the observed differences between Figures 7 and 9 can be pinpointed. The two sets of experimental curves confirm that, on the basis of the short-circuit drive current $V_G/R_O$ equaling the constant $I_G$, $t_{D(on)}$, $t_R$, $t_{D(off)}$, and $t_F$ will all be longer, as predicted by the ratios of the gate drive currents of Table 1. Notice also that $t_R$, $t_F$ switching symmetry is disrupted by the use of a step voltage with source resistance $R_O$. For states 2 and 6 the time ratio is:

TABLE 1. COMMON SWITCHING EQUATIONS

<table>
<thead>
<tr>
<th>STATE 1: MOS OFF, JFET OFF</th>
<th>STATE 2: ACTIVE, ACTIVE</th>
<th>STATE 3: ACTIVE, SATURATED</th>
<th>STATE 4: SATURATED, SATURATED</th>
<th>STATE 5: ACTIVE, SATURATED</th>
<th>STATE 6: ACTIVE, ACTIVE</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t = \frac{C_{ISS} V_G \Theta}{I_G}$</td>
<td>$t = R_O C_{ISS} \ln \frac{[1]}{[1 - \frac{V_G \Theta}{V_G}]}$</td>
<td>$t = \frac{[V_D - V_D(k)] [C_{GS} + C_X (1 + g_M/g_{mJ})]}{g_M R_L I_G}$</td>
<td>$t = \frac{(C_{GS} + C_X) (V_G - V_G(SAT))}{I_G}$</td>
<td>$t = R_O (C_{GS} + C_X) \ln \frac{V_G V_G(SAT)}{V_G V_G(SAT)}$</td>
<td>$t = \frac{[V_D - V_D(k)] [C_{GS} + C_X (1 + g_M/g_{mJ})]}{g_M R_L I_G}$</td>
</tr>
<tr>
<td>$I_G = I_T$</td>
<td>$I_G = I_T$</td>
<td>$I_G = I_T$</td>
<td>$I_G = I_T$</td>
<td>$I_G = I_T$</td>
<td>$I_G = I_T$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CONSTANT CURRENT</th>
<th>STATE 1: MOS OFF, JFET OFF</th>
<th>CONSTANT VOLTAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t = \frac{C_{ISS} V_G \Theta}{I_G}$</td>
<td>$t = R_O C_{ISS} \ln \frac{[1]}{[1 - \frac{V_G \Theta}{V_G}]}$</td>
<td>$t = \frac{[V_D - V_D(k)] [C_{GS} + C_X (1 + g_M/g_{mJ})]}{g_M R_L I_G}$</td>
</tr>
</tbody>
</table>
Experimental Verification

Since the switching equations for step currents and voltages differ only by gate-current magnitudes for the same device type, one would expect a plot of switching time versus $1/R_O$ to be of the same form as those obtained for a step current drive. This is exactly the case, as Figure 10 is merely a variation of Figure 8. Using the relationships of Table 1, the observed differences between Figures 7 and 9 can be pinpointed. The two sets of experimental curves confirm that, on the basis of the short-circuit drive current $V_G/R_O$ equaling the constant $I_G$, $t_D(on)$, $t_R$, $t_D(off)$, and $t_F$ will all be longer, as predicted by the ratios of the gate drive currents of Table 1. Notice also that $t_R$, $t_F$ switching symmetry is disrupted by the use of a step voltage with source resistance $R_O$. For states 2 and 6 the time ratio is:

$$\frac{t_{\text{TURN-ON}}}{t_{\text{TURN-OFF}}} = \frac{V_G(SAT)}{V_G - V_{GS(\text{TH})}}$$

For states 3 and 5 the time ratio is:

$$\frac{t_{\text{TURN-ON}}}{t_{\text{TURN-OFF}}} = \frac{V_G(SAT)}{V_G - V_{GS(SAT)}}$$

Utilization of available maximum gate drive voltage and current can be optimized for fastest power MOSFET switching speed through the use of constant-current gate drive at the expense of increased gate-drive circuit complexity.

**Using the Characterization Curve, Figure 9**

To estimate the switching times for an RFM15N15 power MOSFET under the conditions $V_G = 10V$, $V_{DD} = 75V$, $R_O = 100$ ohms, and $R_L = 10$ ohms, precedes as follows:

**State 1: MOS Off, JFET Off**

This time can be estimated without recourse to the curves

$$t = \frac{100(1200 \times 10^{-12}) \ln[1/(1 - 4/10)]}{60 \times I_T \mu s} = 9 \frac{60}{60} = 150\text{ns}$$

**State 2 & 6: MOS Active, JFET Active**

$$I_G = \frac{(10 - 4)}{100} = 60\text{mA}$$

$$t = \frac{(10 - 7)}{30} \times \frac{14}{30} = 467\text{ns}$$

**State 3: MOS Active, JFET Saturated**

$$I_G = \frac{(10 - 7)}{100} = 30\text{mA}$$

$$t = \frac{(10 - 7)}{100} \times \frac{14}{30} = 467\text{ns}$$

**State 4: MOS Saturated, JFET Saturated**

$$C_{GS} + C_x = \frac{\text{(gate voltage slope)(test current)}}{(1.5 \times 10^{-6} \text{s/5 volts})(10\text{mA})} = 3000\text{pF}$$

$$t = \frac{100(3000 \times 10^{-12}) \ln[10/10]}{66 \times 66} = 121\text{ns}$$

**State 5: MOS Active, JFET Saturated**

$$I_G = \frac{6.6}{100} = 66\text{mA}$$

$$t = \frac{66}{66} = 121\text{ns}$$

Figure 11 shows RFM15N15 waveforms using the conditions specified in the example.
For peak gate voltages other than 10 volts, and load resistances other than $BV_{DSS}/ID_{(MAX)}$, the equations of Table 1 may be used in conjunction with slope estimates from the characterization curves for $C_X$ and $C_{GS} + C_X(1 + gM/gMJ)$ at the appropriate drain-current level.

**Characterization-Curve Limits**

The switching-time range over which the characterization can be applied is very impressive. For gate currents of the order of microamperes, device dissipation is the limiting factor. For gate currents of the order of amperes, the device response will be slowed by gate propagation delay. This delay, of course, degrades the linear switching relationship to gate current. However, as Figure 12 graphically shows, the characterization is valid across five decades of gate current and switching time, allowing all but a very few switching applications to be described by the characterization curves of Figure 9.

**Conclusions**

The viability of the proposed characterization curves using constant current has been demonstrated and the limits of application defined. The existence of a vertical JFET in a power MOSFET makes data-sheet capacitances of little use for estimating switching times. The classical method of defining switching time by 10% and 90% is a poor representation for power MOSFETs because of the dual-slope nature of the drain waveforms. Switching influences are masked because the 10% level is controlled by one mechanism and the 90% level by another. Device comparisons based on the classical switching definition can be very misleading.

**Appendix A - Analysis for Resistive Step Voltage Inputs**

**Step Voltage Gate Drive**

To obtain the necessary relationships, six device switching states must be examined using the same device equivalent circuit as was used for the constant-gate-current case, but with the forcing function replaced with a step voltage with internal resistance $R_O$. Figure A-1.

**FIGURE A-1. POWER MOSFET EQUIVALENT CIRCUIT**

**State 1: Mos Off, JFET Off**

As before, both current generators are open circuits, reducing the equivalent circuit to simply charging $C_{ISS}$ through $R_O$.

$$t = R_OC_{ISS} \ln \left(1 - \frac{V_{GS(TH)}}{V_G} \right)$$

**State 2: Mos Active, JFET Active**

Before proceeding, it is wise to examine an actual device response and make use of available simplifications. Figure A-2 shows $i_G(t)$ and $i_D(t)$ for a typical power MOSFET driven by a step gate voltage. For truly resistive switching, realize that these waveforms are only mirror images of their voltage counterparts $v_G(t)$ and $v_D(t)$. Using Figure A-2, applicable gate currents for each of the device states may be listed.

**FIGURE A-2. iG(t) AND iD(t) FOR A TYPICAL POWER MOSFET DRIVEN BY A STEP GATE VOLTAGE**
Turn-On

State 1: MOS Off, JFET Off
$IPK_1 = \frac{VG}{RO}$

State 2: MOS Active, JFET Active
$IPK_2 = \frac{(VG - VGS(TH))/RO}{RO}$

State 3: MOS Active, JFET Saturated
$IPK_3 = \frac{(VG - VGS(SAT))}{RO}$

Turn-Off

State 4: MOS Saturated, JFET Saturated
$IPK_4 = \frac{VG}{RO}$

State 5: MOS Active, JFET Saturated
$IPK_5 = \frac{VG(SAT)}{RO}$

State 6: MOS Active, JFET Active
$IPK_6 = \frac{VG(SAT)}{RO}$

The equivalent circuit of Figure A-1 predicts that:

$$dV_D/dt = \frac{-gMRL(VG - VGS(TH))e^{-t/T_1}}{T_1}$$

where $T_1 = R_OC_{GS} + (1 + gM/gM_J)R_OC_X$

Note that $gMRL(VG - VGS(TH))$ is usually an order of magnitude greater than $VDD$, indicating that the drain voltage is discharging toward a very large negative value. The device operation, then, is on the early, almost linear, portion of the exponential, where $e^{-t/T_1}$ approximates unity. The drain current of Figure A-2, and hence the drain voltage, does indeed exhibit a linear decrease with time.

Thus, for state 2:

$$t = \frac{[VDD - VDK][C_{GS} + C_X(1 + gM/gM_J)]}{gMRL IPK_2}$$

where $IPK_2 = \frac{(VG - VGS(TH))/RO}{RO}$

State 3: MOS Active, JFET Saturated

Because of the Miller effect, the gate voltage and, hence, the gate current, is almost constant during the tail time. The equivalent circuit then predicts:

$$\frac{dV_D}{dt} = \frac{-gMRLI_G}{C_{GS} + (1 + gMRL)C_X} = \frac{I_G}{C_X}$$

$IG = IPK_3 = \frac{(VG - VGS(SAT))/RO}{RO}$

and

$$t = \frac{(VDK - VD(SAT))C_X}{IPK_3}$$

State 4: MOS Saturated, JFET Saturated (Turn-off)

Both equivalent-circuit generators are short circuits, and the gate drive is discharging $C_X$ in parallel with $C_{GS}$ through $RO$.

$$t = RO(C_{GS} + C_X) ln[VG/VGS(SAT)]$$

$IPK_4 = VG/RO$

State 5: MOS Active, JFET Saturated

The JFET current generator $VxgM_J$ is operative.

$$t = \frac{(VDD - VDK)}{gMRL IPK_5}$$

$IPK_5 = VG(SAT)/RO$

State 6: MOS Active, JFET Active

The Miller effect is now reduced by the activation of $V_GgM_J$, and the equivalent circuit predicts:

$$t = \frac{(VDD - VDK)[C_{GS} + C_X(1 + gM/gM_J)]}{gMRL IPK_6}$$

$IPK_6 = VG(SAT)/RO$

Appendix B - Estimating $RO$ for Some Typical Gate-Drive Circuits

Case 1: Typical Pulse-Generator Drive, Figure B-1

![FIGURE B-1. TYPICAL PULSE-GENERATOR DRIVE CIRCUIT](image)

$R_O = R_{GEN}R_GS/(R_{GEN} + R_GS)$

For the typical case where $R_{GEN} = 50\Omega$, and a coaxial-cable termination of 50 ohms, $R_O = 25\Omega$ and $V_G = V_{GEN}/2$.

Case 2: Voltage-Follower Gate Drive, Figure B-2

![FIGURE B-2. VOLTAGE-FOLLOWER GATE-DRIVE CIRCUIT](image)

$RO$ is approximately equal to $1/gm$ for $RS$ very much greater than $1/gm$.

$gm$ = transconductance of driving MOSFET transistor.

Turn-On

$RO = RS$

Turn Off

$RO = RS$
Case 3: Common-Source Gate Drive, Figure B-3

\[ RO = RD \]

(drain-to-ground capacitance of driving device adds to \( C_{GS} \) of driven MOSFET.)

Turn Off

\[ RO = r_{DS(ON)} \]

of driving MOSFET when

\( RD \) is very much greater than \( R_{DS(ON)} \)
**TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

<table>
<thead>
<tr>
<th>Trademark</th>
<th>Location</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACEx™</td>
<td>FAST®</td>
<td>MICROWIRE™</td>
</tr>
<tr>
<td>Bottomless™</td>
<td>FAST™</td>
<td>SILENT SWITCHER®</td>
</tr>
<tr>
<td>CoolFET™</td>
<td>FRFET™</td>
<td>UHC™</td>
</tr>
<tr>
<td>CROSSVOLT™</td>
<td>GlobalOptoisolator™</td>
<td>OPTOLOGIC®</td>
</tr>
<tr>
<td>DenseTrench™</td>
<td>GTO™</td>
<td>OPTOPLANAR™</td>
</tr>
<tr>
<td>DOME™</td>
<td>HiSeC™</td>
<td>PACMAN™</td>
</tr>
<tr>
<td>EcoSPARK™</td>
<td>FC™</td>
<td>POP™</td>
</tr>
<tr>
<td>E³CMOS™</td>
<td>ISPLANAR™</td>
<td>Power247™</td>
</tr>
<tr>
<td>EnSigna™</td>
<td>LittleFET™</td>
<td>PowerTrench®</td>
</tr>
<tr>
<td>FACT™</td>
<td>MicroFET™</td>
<td>QT Optoelectronics™</td>
</tr>
<tr>
<td>FACT Quiet Series™</td>
<td>MicroPak™</td>
<td>Quiet Series™</td>
</tr>
<tr>
<td>STAR*POWER™</td>
<td></td>
<td>TinyLogic™</td>
</tr>
</tbody>
</table>

STAR*POWER is used under license.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**PRODUCT STATUS DEFINITIONS**

Definition of Terms

<table>
<thead>
<tr>
<th>Datasheet Identification</th>
<th>Product Status</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Advance Information</td>
<td>Formative or In Design</td>
<td>This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.</td>
</tr>
<tr>
<td>Preliminary</td>
<td>First Production</td>
<td>This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.</td>
</tr>
<tr>
<td>No Identification Needed</td>
<td>Full Production</td>
<td>This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.</td>
</tr>
<tr>
<td>Obsolete</td>
<td>Not In Production</td>
<td>This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.</td>
</tr>
</tbody>
</table>