Summary

Unexpected transients in electrical circuits are a fact of life. The most potentially damaging transients enter a circuit on the power source lines feeding the circuit. Power control and conversion circuits are vulnerable because of their close proximity to the incoming lines. The circuit designer must provide protection or face frequent field failures. Fairchild offers power MOSFET devices that are avalanche-failure resistant. Some semiconductor devices are intolerant of voltage transients in excess of their breakdown rating. Avalanche-capable devices are designed to be robust. The Fairchild PowerTrench® product line typifies rugged power devices. To assist the designer in their use, Fairchild has devised an application-specific rating. This application note is intended to explain and illustrate the use of the single-pulse Unclamped Inductive Switching (UIS) rating curves.

Failure Mechanisms

Early power MOSFET devices, not designed to be rugged, failed when the parasitic bipolar transistor indigenous to the vertical DMOS process turned on. Figure 1 is a cross-section of a unit cell from an N-channel enhancement mode device. When a unit is in avalanche, the bipolar transistor is in a $V_{CER}$ mode and heats rapidly. The avalanche-induced base-emitter voltage rises because of a positive resistive temperature coefficient. Simultaneously, the base emitter voltage, where the transistor becomes forward biased, decreases because of its negative temperature coefficient. If a forward-bias condition is reached, device failure occurs. Blackburn’s measurements showed that this failure mode is a function of avalanche current and junction temperature; it is not energy related.

Ruggedness improvement technology has advanced to such a level that devices fail via a different mechanism. Devices are being designed and manufactured in which the parasitic bipolar turn-on is effectively suppressed. Device failure is thermally induced and current is distributed uniformly across the die. In this case, the failure occurs because the device junction temperature reaches the point at which the thermally generated carrier concentration (in the n-region) becomes comparable to the background doping (also in the n-region). At this point, the effective charge (sum of the fixed charge from the doping concentration plus the thermally generated carriers) in the epi layer becomes too large to support the applied voltage.

Fairchild PowerTrench® MOSFET families epitomizes devices having UIS robustness. UIS capability testing of these devices shows that the failure current versus the time in avalanche closely approximates a negative one-half slope when the locus of device destruction point is plotted on a log-log graph. Device failure is not inversely proportional to current only, as it would be in the case of constant energy. Fairchild supplies rating curves at starting junction temperatures of 25°C and 150°C (see Figure 2).

Figure 1. VDMOS Structure with Parasitic Bipolar Transistor
Test Circuit Equations

The circuit model (see Figure 3) used to describe a UIS test is a simple, lumped parameter series inductor / resistor circuit in which both the power supply and device avalanche voltage are presumed to be constant. All the equations that result from the mathematical analysis are listed in Table 1 by the \( V_{DD}; R \) conditions commonly referenced in the test method and commercial datasheets. The equations in row 1 are for the general case. The factor \( K \) is the ratio of the net voltage across the inductor and resistor to the resistor voltage drop. When \( K \) is large (\( K > 30 \)), the equations in row 1 reduce to those in rows 2 and 3. This can be accomplished mathematically by substituting the series expansion: \( \ln(1+X) = X - X^2/2 + \ldots \). Only the first term is needed for \( t_{AV} \), while two terms are required for \( E_{AS} \) and \( P_{AS(AVE)} \). Time in avalanche, \( t_{AV} \), is the important parameter for a rugged device. Reviewing the expressions for \( t_{AV} \) in Table 1, the following observations can be made:

- Series circuit resistance reduces the device avalanche stress.
- A supply voltage approaching the device avalanche voltage increases \( t_{AV} \). Stress increases and the allowable avalanche current is reduced.
- When the supply voltage is zero, \( t_{AV} \) varies inversely with the device avalanche voltage.

The equations of Table 1 presume that the device avalanche voltage is constant. In an actual test, it is not. Experiments have been performed using devices with similar low-current room temperature \( BV_{DSS} \) readings. \( V_{DD}, L, R, I_{AS} \) and \( t_{AV} \) were carefully measured and the avalanche breakdown was calculated. All units yielded similar results. The effective avalanche voltage in all cases was 30% larger than \( BV_{DSS} \) when avalanched near rated capability (see Figure 5 and Figure 6). \( V_{DSX(SUS)} \) is the effective voltage referenced in the JEDEC test method\(^2\). Fairchild has chosen to list \( V_{DSX(SUS)} \) in the \( t_{AV} \) equations on the rating curves for these devices as 1.3 times the rated low-current breakdown voltage.

- \( I_{AS} \) - peak current reached during device avalanche
- \( t_{AV} \) - time duration of device avalanche
- \( V_{DSX(SUS)} \) - effective (constant) device breakdown voltage during avalanche (approximately 1.3 \( BV_{DSS} \))
- \( L \) - Inductance
- \( R \) - Resistance
- \( V_{DD} \) - output circuit supply voltage
- \( K = (V_{DSX(SUS)} - V_{DD})/(I_{AS}R) \) - ratio of the inductor plus the resistor voltage to the resistor voltage drop

![Figure 3. UIS Test Circuit](image-url)

![Figure 4. UIS Waveforms](image-url)

**Table 1. Mathematical Analysis**

<table>
<thead>
<tr>
<th>Row #</th>
<th>Circuit Condition</th>
<th>Time in Avalanche</th>
<th>Avalanche Energy</th>
<th>Average Avalanche Power</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>( V_{DD} ), ( R )</td>
<td>( (L/R)\ln(1+1/K) )</td>
<td>( (L_{AS}V_{DSX(SUS)}/R)(1-K\ln(1+1/K)) )</td>
<td>( P_{AS(AVE)} = E_{AS}/t_{rep} ), ( t_{rep} \geq t_{AV} )</td>
</tr>
<tr>
<td>1</td>
<td>( V_{DD} ), ( R )</td>
<td>( (L_{AS}V_{DSX(SUS)}/R)(1-K\ln(1+1/K)) )</td>
<td>( I_{AS}V_{DSX(SUS)} )</td>
<td>( (I_{AS}V_{DSX(SUS)}/2)(t_{AV}/t_{rep}) )</td>
</tr>
<tr>
<td>2</td>
<td>( V_{DD} ), ( 0 )</td>
<td>( L_{AS}/(V_{DSX(SUS)}-V_{DD}) )</td>
<td>( L_{AS}/[2(1-V_{DD}/V_{DSX(SUS)})] )</td>
<td>( (I_{AS}V_{DSX(SUS)}/2)(t_{AV}/t_{rep}) )</td>
</tr>
<tr>
<td>3</td>
<td>( 0 ), ( 0 )</td>
<td>( L_{AS}/V_{DSX(SUS)} )</td>
<td>( L_{AS}/2 )</td>
<td>( (I_{AS}V_{DSX(SUS)}/2)(t_{AV}/t_{rep}) )</td>
</tr>
</tbody>
</table>
Only a starting junction temperature of 25°C can be assessed. For a starting temperature other than that described in Fairchild datasheets (usually 25°C and 150°C), additional analysis is required to extrapolate the duration and amplitude limits of the avalanche event.

**Parasitic Bipolar Turn-on**

Assuming the parasitic bipolar transistor is suppressed, it need not be considered for state-of-the-art devices.

**Constant Energy**

To use the relationship \( E_{AS} = L \frac{I_{AS}^2}{2(1-V_{DD}/V_{DSX(SUS)})} \), use \( V_{DSX(SUS)} = 1.3 \times BVDSS \). For a constant energy of 307mJ, the predicted safe \( I_{AS} \) for \( L = 1mH \) would equal 24.8A (\( t_{AV} = 477\mu s \)). This data point is located beneath the 25°C Figure 2 UIS rating curve.

**Thermal (\( I^2_{AS} t_{AV} = \text{Constant} \))**

For the example application where \( L = 1mH \), using \( I^3_{AS} = 0.381 \frac{(V_{DSX(SUS)}-V_{DD})}{L/\mu s} \); a maximum avalanche current of \( I_{AS} = 27.1A \) for a starting \( T_J = 100°C \).
Related Datasheets

For Fairchild documents available on the internet, see website http://www.fairchildsemi.com
