Introduction

Efficiency, power density, reliability, and cost are important for the switched mode power supply market. Attaining high transistor switching frequencies is important in reducing the size and cost of the power supply. However, the high transistor switching frequencies increase the total switching loss and lower the supply efficiency. Therefore, zero voltage or zero current switching topologies allow for high frequency switching while minimizing the switching loss. The ZVS topology operating at high frequency can improve the efficiency and reduce the size and cost of the power supply resulting in higher power densities. ZVS also reduces the stress on the semiconductor switch, which improves the converter reliability. The Phase-Shifted ZVS Full Bridge DC/DC Converter has become a very popular topology due to above advantages. The disadvantage of the phase-shifted bridge is that one of the legs loses the ZVS condition at light loads. Therefore, its switches enter a hard-switching condition and switching losses rise. Moreover, the power switch may lose gate control if the body diode is not designed sufficiently. The body diode of the switch conducts current so the diode reverse recovery characteristics are very important. The conventional power MOSFET body diode can cause device failure during switching due to left over minority carriers. The fast recovery body diode MOSFET (FRFET) introduced by Fairchild Semiconductor, will overcome the potential diode reverse recovery problem. This is accomplished by designing fast and robust body diode MOSFET. Following are the main applications of this Phase-Shifted ZVS PWM Full Bridge DC/DC Converter:

- **Telecom power supply**
- **Main Frame Computer and server**
- **Welding**
- **Steel cutting**

The load generally stays non-fluctuating in nature for telecom and main frame computer but for welding and steel cutting industry it is highly fluctuating and demands good dynamic behavior of the power source. This power source should meet the following characteristics:

- Open circuit to short circuit operation (fast variations in load)
- Current controlled operation
- Rapid change of load current

Topology Description

A simplified schematic of phase shifted full-bridge zero-voltage switched (ZVS) pulse width modulated (PWM) converter operating in excess of 100 kHz is shown in Figure 2. Figure 3 is provided to aid in the understanding of how ZVS is achieved. The conventional full-bridge topology is switched off under hard switching conditions where switch voltage stress is also high. The conventional full bridge topology has been modified in two ways to achieve ZVS.

First, modulation is done by phase shifting two overlapping constant frequency square waves by using leading-leg and lagging-leg. Second, ZVS is achieved to minimize or reduce the switching losses.

The primary difference between this topology and the traditional full-bridge topology is switching method as shown in Figure 1. In contrast to turning on the diagonally opposite switches of the bridge simultaneously (i.e. Q1 & Q4, Q2 & Q3), a phase shift is introduced between the switches in the left leg (leading-leg Q1 & Q2) and those in the right leg (lagging-leg Q3 & Q4) as shown in Figure 2 and Figure 3. The phase shift determines the operating duty cycle of the converter. The DC bus voltage is applied to transformer primary and power is transferred when two diagonal MOSFETs are on simultaneously. When two high side switches or two low side switches are on simultaneously (called freewheel state) the transformer primary is shorted. This results in zero voltage across primary and secondary. The transformer primary current rising edge slope as well as the falling edge slope reduces the duty cycle of the secondary voltage. This reduces the output voltage of the DC/DC converter so transformer turns ratio is effected and hence the secondary side power devices voltage. L1 and L2 affect this so their values should be selected properly and effect should be analyzed.
ZVS process

Zero-voltage turn-on is achieved by using the energy stored in the leakage and series inductance of the transformer to discharge the output capacitance of the switches through resonant action. The resonance forces the body diode into forward conduction prior to gating on the switch. Two different mechanisms exist which provide ZVS [3] for the lagging-leg and leading-leg.

1) During light loads, very little energy is stored in the primary side inductance L1 (sum of the transformer leakage inductance and external inductance in series with the primary of the transformer). This causes the lagging-leg to turn on under a hard switching condition. As the load increases the energy stored in inductor L1 increases. This energy is used to charge the output capacitance of the devices that are turning off, and to discharge the output capacitance of the complementary device, thus forward biasing the free-wheeling diode. Full output capacitive discharge is necessary to cause the lagging-leg to start turning-on under the ZVS condition. The turn-off under the ZVS condition closely mimics that of resistive turn-off.

A switch with low output capacitance helps to achieve ZVS process at light load, improving the efficiency. Hard switching occurs when the output capacitance of the switch requires more energy than is available in the inductance L1 to fully charge and discharge the switches.
To achieve soft turn-on and turn-off of the lagging leg, the following equation should be satisfied.

\[ 0.5L1(Ip1)^2 > 0.5(Coe3 + Coe4) \times (Vin)^2 + 0.5CTRW \times (Vin)^2 \]

Where: Coe3 & Coe4 = Effective output capacitance of the power switches Q3 & Q4

Ip1 = Primary transformer current at turn-on and turn-off for Q3 and Q4.

CTRW = Transformer winding capacitance

The lagging leg switch transition occurs due to resonance. The primary current during this transition is sinusoidal with peak amplitude occurring at the start. Coe and L1 form the resonant tank and its oscillating frequency is given as follows

\[ \omega_r = \frac{1}{\sqrt{L1 \times Coe}} \]

2) For the leading-leg switches (Q1 & Q2), a different process provides the ZVS as explained below. Before Q1 turns off, the current in the primary reaches its peak value of the reflected filter inductor (L2) current. When Q1 is turned off, the energy available to charge the output capacitance of Q1 and to discharge the output capacitance of Q2 is the sum of the energy stored in the output filter inductor L2 and the primary side inductor L1. The energy stored in filter inductor L2 is available because the filter inductor current does not freewheel through the diode until the voltage across the secondary has fallen to zero. Accordingly, for soft turn-on and turn-off of the leading leg the following equation should satisfy.

\[ 0.5 \left( L2p + L1 \right) \times (Ip)^2 > 0.5(Coe1 + Coe2) \times (Vin)^2 + 0.5CTRW \times (Vin)^2 \]

Where: Coe1 & Coe2 = Effective output capacitance of the power switches Q1 & Q2.

\[ Coe = \frac{4}{3} \times Coes \]

L2p is the output filter inductance referred to primary.

Since the stored energy in the output filter inductor is large when compared to that required to charge and discharge the output capacitances of the lagging-leg switches, the switch capacitance is charged and discharged at a linear rate. The resulting leading leg transition time in linear ramp is given as

\[ Ip = Coe \times \frac{dv}{dt} \quad \text{or} \quad dt = \frac{Coe \times dv}{Ip} \]

Where as \( dv = Vdc \) input to the bridge and \( dt = \) Switch transition time

In this mode, even at lighter loads, much more stored energy is available to turn-on and turn-off the leading-leg switches than is available for the lagging-leg switches. Therefore, the body diode in the leading-leg, turn-on before the FRFET is gated on even at light loads. Since the energy stored in output filter is so high that a small snubber capacitor can be put across leading leg switches and these devices can be turned off under real ZVS condition. This will reduce the turn-off loss of these switches. The leading-leg free-wheeling diode (FWD) conduction duty cycle is higher than lagging led diodes so leading-leg diodes will also dissipate a fair amount of power. The energy...
stored available to turn-on lagging-leg the diode is very small so its conduction time is very small even at full load.

From figure 2 and figure 3 at \( t = t_1 \) when Q1 is turned-on shortly after Q2 is turned-off the current free wheels through D1 and Q3. The primary current through Q3 (lagging-leg switch) decreases and when this switch turns-off at \( t = t_2 \) the turn-off energy is much less for the switch Q3. The switch Q3 is turned-off by charging its output capacitance and discharging the output capacitance of Q4 due to energy stored in primary winding leakage inductance and its series inductance L1. The energy stored in the output filter inductor was freewheeling through the output rectifier diodes so the energy stored in the output filter inductor does not affect the lagging-leg switches. Once the output capacitance of the Q4 discharges D4 turns-on and then Q4 can be turned-on at ZVS. Secondary side rectifiers are free wheeling from \( t_1 \) to \( t_4 \) so output filter has no effect on primary side. From \( t_2 \) to \( t_3 \) the body diodes of Q1 and Q4 conduct and also their channel carry reverse (third quadrant) current. At \( t = t_3 \) Q4 and Q1 channels start to carry current in forward direction. At \( t = t_4 \) secondary side free wheeling ends.

At \( t = t_5 \), when Q1 is turned-off, the energy stored in the output filter inductor L2 and primary side inductor L1 is available to charge Q1 output capacitance and discharge Q2 output capacitance. Since the filter inductor current freewheeling has not yet started, the energy stored in L2 is available. The output filter inductor value is high. So, even at light load, the energy stored in L2 is high enough to turn-on Q1 and turn-off Q2 and vice versa under a ZVS condition. Once the output capacitance of Q1 is charged and the output capacitance of Q2 is discharged, there is still enough energy available to forward bias the diode D2. Once D2 is on, the leading-leg switch can be gated-on. If the switch Q2 is now commanded to turn-on, the diode D2 continues to carry current for a long period of time due to the energy stored in L1 and output inductance L2.

In order to avoid shoot through and ensure that Q4 will turn-on with ZVS a dead time is needed between the turn-off of Q3 and turn-on of Q4 and also make sure that diode D4 has started conducting. The resonance between L1, Coe and CTRW provides sinusoidal voltage across Q3 and D3 and this voltage peaks at one fourth of the resonant period

\[
\tau_{\text{Peak}} = \frac{T}{4} = \frac{\pi}{2} \sqrt{L_1 x C}
\]

Where as \( C = Coe + C_{TRW} \)
The energy stored in L1 increases by a square law as load current increases. Therefore, the stored energy in L1 increases rapidly at loads higher than the minimum load required for ZVS. The large amount of available charging energy causes the switch drain-source voltage to rise and fall at a linear rate. Under the ideal condition, the primary current will split between the on-coming and out-going switch. This condition will produce the corresponding $dv/dt$ as given by:

$$\frac{dv}{dt} = \frac{Ip}{2Coe}$$

The turn-off current through MOSFET has three components as follows:

1. $I_{Co} = C_{oo} \frac{dv}{dt}$, Current flowing through output capacitance

2. $I_{Cf} = C_{fe} \frac{dv}{dt}$, Current flowing through Miller capacitance.

3. $I_{CHANNEL} = Ip - I_{Co} - I_{Cf}$, Current flowing through MOSFET channel.

$$I_g = C_{afe} \frac{dv}{dt} \text{ or } \frac{dv}{dt} = \frac{I_g}{C_v}$$

The current flow through power MOSFETs and gate resistance dissipates real loss during turn-off. The turn-off loss increases with load current. In order to achieve real ZVS turn-off one has to put snubber capacitor across power MOSFETs or IGBTs. For lagging-leg it will be harmful at turn-on, since the part of this capacitor stored energy will be dissipated back in the power switch especially at light loads.

The MOSFET body diode conducts after the discharge of its output capacitance. The MOSFET is turned on after a dead time equal to $T_{Peak}$ (one fourth of resonant period). Once the MOSFET is turned on its channel conducts reverse current in parallel with body diode and should satisfy the following equation.

$$V_N + I_oR_o = R_c(IPO - I_d)$$

**Importance of free wheeling diode for this topology:**

The MOSFET body diode must not be taken lightly in the ZVS topology. Even with the reduced switching stress on the MOSFET, failure may occur because of a poor diode recovery. The failures have been reported [1, 2] at no or light load conditions. These failures result from the lagging-leg losing ZVS at turn-on and turn-off forcing a hard switching condition.
One potential failure mechanism is due the $C_{GD} \frac{dV_{DS}}{dt}$ current. The resulting $C_{GD} \frac{dV_{DS}}{dt}$ current can cause $V_{GS}$ to charge above $V_{TH}$ (re-applied $dV_{DS}/dt$). A shoot through condition will exist where both of the MOSFETs in the lagging-leg can turn-on and cause the leg to fail.

In a ZVS topology, the intrinsic body diode of the MOSFET is forced to conduct current before the channel of the device is turned on (Figure 6A). As current flows through the body diode, minority carriers are generated in both the N- epi and P body regions of the device (Figure 7A). When the gate of the MOSFET is turned on, a portion of the total current is diverted in the third-quadrant mode through the series path including the MOS channel, the parasitic JFET, and the drift region resistance. In this mode, source-to-drain conduction occurs through both the body diode and the associated channel regions of the device (Figure 6B). The addition of this parallel current path begins to reduce injection of minority carriers into the N- region of the body diode.

As the current in the primary transformer changes direction (ex.: $t=t_{3}$ in Figure 4), current flowing through the associated channel regions also changes direction to a first-quadrant mode of conduction. This forces a small amount of reverse current in the body diode (Figure 6C), the small magnitude of the current being proportional to the low reverse voltage across the body diode. Since the injecting P body / N- junction is in parallel with the low resistance channel regions, the effective reverse voltage across the diode is only on the order of 2-5V. This results in minimal removal of minority carriers from the heavily modulated N- region of the diode structure. In the absence of sufficient voltage to force significant carrier removal, only a relatively small reduction in minority carrier concentration due to lifetime-controlled recombination mechanisms occurs (Figure 6D).

When the MOSFET is turned off (ex.: $t=t_{5}$ in Figure 4), the high reverse voltage results in the rapid removal of excess carriers as the drift region begins to support the applied bias. Minority carries in the drift region at this time are swept across the P body / N- junction (Figure 6E). This rapid depletion results in a significant current density flowing through the P body region, a portion of which extends beneath the source of the MOSFET structure. The resistance of P doped region directly beneath the source of a conventional MOSFET structure is represented as $R_{b}$ in Figure 7. If the magnitude of the current passing through $R_{b}$ is sufficiently large to cause injection across the P-body / N+ source junction, the parasitic bipolar transistor may become active. This uncontrolled state of operation usually results in the destruction of the device.

If the applied $dv/dt$ is also high then an additional current also flows through this $R_{b}$ due to $C_{DB}dv/dt$ and the turn-on chances of intrinsic bipolar transistor are more.

**Advantages of this topology**
1. Reduced heat sink size
2. ZVS switching so switching loss is reduced
3. Reduced EMI
4. Reduced switch (MOSFET or IGBT) stress compared to quiz-resonant topologies
5. Fixed frequency control & fixed duty factor

**FRFET for ZVS Topology**

The reliability problems of the PS-PWM-FB-ZVS topology have been documented. The problems can also be overcome by using the FRFET series MOSFET. The $C_{GD}\cdot\frac{dV_{DS}}{dt}$ immunity of these MOSFETs is increased by reducing $Q_{GD}$, the $Q_{GD}/Q_{GS}$ ratio, and the internal gate resistance (ESR) and increasing $V_{GS(TH)}$. A MOSFET used for this topology should also have a fast intrinsic body diode. The diode should have a low $Q_{rr}$, $I_{rrm}$ and $T_{rr}$ to overcome the problem discussed above.

The $Q_{rr}$ and $T_{rr}$ of the body diode should be low enough to provide complete minority carrier removal before the device turns-off. If this does not occur, the turn-off $dV_{DS}/dt$ of this device could turn-on the parasitic NPN transistor and forcing the transistor into secondary breakdown. The possibility of this failure occurring increases as the frequency is increased. The intrinsic body diode of the FRFET MOSFET has been improved by reducing the $Q_{rr}$ and $T_{rr}$ as shown in Figure 7. The $T_{rr}$ of the FRFET MOSFET has been reduced to 20%, $I_{rrm}$ has been reduced to 38% and $Q_{rr}$ has been reduced to about 15%.

**Following are the switch requirements for this topology**

- Low body diode $Q_{RR}$ and $T_{RR}$
- Low $Q_{GD}$
- Low $Q_{GD}$ to $Q_{GS}$ ratio
- Low $Coss$
- High Threshold ($V_{TH}$) voltage
- Low conduction losses
- Low internal gate ESR
- Low output capacitance

**Test Conditions: $V_r = 20V$, $I_f = 10A$, $di/dt = 160A/\text{usec}$ & $TJ = 25^\circ\text{C}$**

![Figure 7. Reverse Recovery Waveforms](image-url)
Selection of switching frequency L1, L2 and duty cycle for regulation:

The transformer primary current rising edge slope as well as the falling edge slope reduces the duty cycle of the secondary voltage. This reduces the output voltage of the DC/DC converter. L1 and L2 affect this so their values should be selected properly and effect should be analyzed.

The slope of primary current from t1 to t2 is given by:

\( \text{Slope} = \frac{V_o}{L_2} \)

The slope of primary current from t2 to t3 is given by:

\( \text{Slope} = \frac{V_i}{L_1} \)

The slope of primary current from t3 to t4 is given by:

\( \text{Slope} = \frac{V_i - V_o}{L_1 + L_2} \)

\( \frac{V_o}{V_{in}} = \frac{N_s}{N_p} * D_s \)

Where as Ds is the duty cycle of secondary voltage

Transformer primary side voltage duty cycle D is set by the controller and is given by following equation.

\( D = D_s + D_l \)

Where as Dl is loss of the duty cycle due to rising and falling edges slopes of the primary current

\[
D = \frac{1 + \frac{4L_1^* f_s - L_1}{R_p}}{1 - \frac{L_1}{D_s} \cdot \frac{L_2^*}{L_2}}
\]

Where as \( R_p = R_1 \left( \frac{N_p}{N_s} \right)^2 \) and \( L_2 = L_2 \left( \frac{N_p}{N_s} \right)^2 \)

\( D_s = \frac{D}{1 + \frac{4L_1^* f_s}{R_p} \cdot \frac{L_1}{L_2}} (1 - D) \)

, the term \( \frac{L_1}{L_2} (1 - D) \) can be neglected and then we have

\( D_s = \frac{D}{1 + \frac{4L_1^* f_s}{R_p}} \)

These equations can be used to design the transformer and values of L1 and L2.

Figure 7(a) Conduction of current through MOS channel, series JFET & drift regions

Figure 7(b) Conduction of current through integrated body diode


